Development of a field-deployable error rate tester for 10 Gbps fiber optic transmission utilizing field programmable gate array technology

WCU Author/Contributor (non-WCU co-authors, if there are any, appear on document)
Jeremy Brandon Howell (Creator)
Institution
Western Carolina University (WCU )
Web Site: http://library.wcu.edu/
Advisor
Paul Yanik

Abstract: The bit error rate of a digital signal is the number of bits received incorrectly divided bythe total number of bits received. A Bit Error Rate Tester (BERT) is a piece of equipmentdesigned to calculate the bit error rate of a communication medium. The typical methodof bit error rate testing is to produce a pseudorandom-binary sequence that can be transmitted over a fiber optic line and verified on the receiving end. The current equipmentfor bit error rate testing of 10 Gbps fiber optic data equipment is generally large, labbench-based equipment which is not feasible for use in the field. Utilizing current FPGAtechnology, the design, and the manufacture of BERT equipment for 10 Gbps fiber opticdata lines that is compact enough for field use should be feasible. This thesis investigatesprevailing methods for bit error testing and compares them for relative strengths andweaknesses. Based on this analysis, a proposed process will allow BERT implementationin a compact package. Successful development and implementation of this design willfacilitate the productization of a portable and cheaper alternative to the more expensiveand stationary desktop BERTs in current use.

Additional Information

Publication
Thesis
Language: English
Date: 2020
Keywords
4B5B, BERT, FPGA

Email this document to